Abstract-This paper demonstrates the low voltage operation of a doubly balanced Gilbert mixer fabricated in a 0.8-m CMOS process and operating as both a down-converter and an upconverter. As a down-converter with an RF input of 1.9 GHz, the mixer has a single sideband noise figure as low as 7.8 dB and achieved down-conversion gain for supply voltages as low as 1.8 V. As an up-converter, the mixer demonstrates 10 dB of conversion gain at an RF frequency of 2.4 GHz with an applied local oscillator (LO) power of 07 dBm and LO-RF/LO-IF isolation of at least 30 dB. Up-conversion gain was achieved over a 5-GHz bandwidth and at supply voltages as low as 1.5 V. The mixer presented demonstrates the lowest single side band noise figure for a CMOS doubly balanced down-converting mixer and the highest frequency of operation for a mixer fabricated in CMOS technology to date.
I. INTRODUCTION
A CMOS RF up/down converter would allow a considerable increase in transceiver integration and a reduction in transceiver cost. A low supply voltage is desired for hand-held wireless applications to reduce the weight from the number of stacked battery cells and for the corresponding reduction in power dissipation in the digital circuitry. Mixers are an especially important building block in transceiver design, because the receiver dynamic range is often limited by the first down-conversion mixer. The design of mixers forces many compromises between conversion gain, local oscillator (LO) power, linearity, noise figure, port-to-port isolation, voltage supply, and current consumption. The most fundamental choice in FET mixer design is whether to use an active or a passive mixer. Active FET mixers achieve conversion gain and require lower LO power than their passive counterparts. Passive FET mixers (operating FET's in the linear region) are a well-known mixing technique; they typically demonstrate conversion loss and excellent intermodulation performance at the expense of LO power [1] , [2] . A reduced LO drive is a significant advantage in low-voltage/low-power IC design because large LO drives are difficult to generate in a low-voltage environment and result in an increase in power dissipation. This also dictates increased LO-RF/LO-IF isolation in order to maintain the same rejection as would be obtained with a lower LO drive. The primary advantage of a passive mixer is increased dynamic range at the expense of LO drive. As transceiver integration is increased and passive off-chip filters are eliminated, extensive on-chip LO-RF/LO-IF isolation will be required to compensate for the reduced performance of on-chip filtering. Doubly balanced mixers have inherent portto-port isolation making the doubly balanced structure ideal for integrated circuit design. The doubly balanced bipolar Gilbert cell mixer is favored in integrated circuit applications. A typical Gilbert cell mixer has a stack of three transistors and a load resistor between the voltage rails. As the voltage supply is reduced, it is important to maintain dynamic range for transceiver performance. This paper investigates the low voltage performance of a CMOS Gilbert mixer to demonstrate CMOS as a potential RF technology.
Recent publications in the area of RF CMOS mixers have focused on down-conversion applications. Passive CMOS mixers operated in the linear region [3] , [4] have shown excellent input third-order intercept points (IIP3) but poor conversion gain, poor noise figure, and, demand LO drives of greater than 10 dBm. An active doubly balanced mixer with cascoded N-and P-channel devices in a Gilbert topology [5] takes advantage of excellent current reuse, however, the use of P-channel devices in the RF stage limits the frequency of operation. A doubly balanced Gilbert cell mixer design for a zero IF receiver [6] uses P-channel devices as current sources for the IF load. P-channel current sources are unsuitable in a traditional heterodyne architecture with a high intermediate frequency, because the poor transconductance of Pchannel devices results in physically large P-channel devices. These devices have large shunt capacitance that attenuate high IF signals. Active mixers with resistive loads enable a high IF frequency for down-conversion [7] and make excellent up-converters. Recent publications [8] , [9] describe passive CMOS mixers configured as up-converters. These circuits have displayed conversion loss and require a large LO drive. The doubly balanced Gilbert cell mixer described employs an all N-channel topology for high frequency operation. The mixer is suitable for both up-conversion and down-conversion, yet requires only a modest LO drive ( 7 dBm) requirement to achieve conversion gain, excellent noise performance and LO-RF/LO-IF isolation.
II. GILBERT MIXER
A doubly balanced CMOS mixer was designed based on a Gilbert cell topology [10] , Fig. 1 . The mixer has conversion gain and requires a reduced LO power when compared with passive designs. Source degeneration in the tail of the differential amplifier section was not applied. Thus, the mixer configuration was optimized for conversion gain and noise figure rather than linearity or IIP3. To maximize the fre-0018-9200/97$10.00 © 1997 IEEE quency of operation for up-conversion, resistive loading of the mixer was chosen. A resistive load has the added benefit of presenting a broad-band match for the up-converter at the mixer's RF output port. The RF and LO ports were biased from off-chip voltage sources through 10-K resistors. The current consumption of the mixer was controlled by current mirrors that regulated current to the Gilbert cell mixer and to an output buffer. The output buffer was a common source amplifier which provided wideband on-chip impedance matching. The circuit requires no inductors on or off chip and buffers the 500-(polysilicon) mixer load from the 50-impedance of the measuring device. The entire mixer had an active area of less than 300 300 m . The CMOS process was a two-layer metal process with a minimum gate length (drawn) of 0.8 m, effective gate length of 0.45 m. The gate-source threshold voltage for the NMOS devices was 0.7 V (with 0 V body bias) and no special channel implants were used to lower the threshold voltage. A salicide process and the physical layout of multiple gate fingers aided in the reduction of gate resistance, which improved the MOSFET's high-frequency performance. To evaluate the highfrequency performance of the CMOS process, on-wafer small signal scattering ( ) parameter measurements were made. Test structures in a common source-substrate configuration were fabricated in the CMOS process for measurement with ground-signal-ground coplanar probes. For the 0.8-m drawn (0.45-m ) NMOS device, the unity-current-gain cutoff frequency was extrapolated to be 16 GHz, and the unitypower-gain cutoff frequency was measured to be 28 GHz. All measurement conditions were taken with 2-V drainto-source and 2-V gate-to-source bias. The measured and are similar to other published results for NMOS devices in a standard 0.5-m salicided CMOS process [11] .
The mixer was placed inside a plastic surface mount package (SSOP) which was soldered onto a standard fiber glass printed circuit board (FR4). Careful attention was given to printed circuit board (PCB) layout and package pinout selection to maintain LO-RF/LO-IF isolation. 50-microstrip lines mated the narrow pitch package pins to SMA connectors. The RF, IF, and LO signals were fed on/off the chip differentially into passive 180 3 dB hybrids. For testing purposes only, all the mixers ports (RF, LO, and IF) where matched to 50 to conduct proper radio fre- quency power measurements. Operating as a down-conversion mixer, the measured input impedance at the RF input port was primarily capacitive in nature due to the CMOS gate. From measurements, it was estimated that a 10.5-nH series inductance was required for a narrow-band reactive input match at the RF ports. The packaging parasitic of the plastic SSOP package, lead frame, and bond wire provided an estimated 3.5-nH series inductance. An additional 7 nH of series inductance was needed and could be implemented as either a lumped element or distributed element matching network. A transmission line segment less than 1/4 wavelength long can approximate capacitance or inductance and may be used to match reactive components. These distributed element matching networks are commonly implemented in monolithic microwave integrated circuits (MMIC's) because 1/4 wavelength structures are physically realizable structures on-chip at X-band frequencies (8-12 GHz) and above. At RF frequencies, 1/4 wavelength structures are not physically realizable on chip but are realizable on a PCB board. A convenient matching technique at RF frequencies is stub tuning. This is implemented as a shunt capacitor sliding along the PCB microstrip transmission feed line. At the RF frequencies of 1.9 GHz and with the additional amount of series inductance required (7 nH), the match was implemented as a stub-tuned distributed element match. This resulted in a more economical and higher matching network than would have been possible with a lumped element series inductance match using commercially available surface mount inductors. The resulting match was narrow-band with better than 8 dB for the RF ports. For the case of the up-conversion mixer, output RF matching was accomplished by varying the bias current of the source follower buffer stage which sets the transconductance of the buffer stage to . Applying this technique allowed the up-conversion mixer/buffer to achieve a broad-band output impedance match of better than 10 dB over a 2-GHz bandwidth with a drain current of 7.1 mA in the buffer, Fig. 2 .
The LO was fed into a passive hybrid as a sine wave with a typical input power of 7 dBm single ended. After passing through the passive hybrids, the LO entered the cross coupled mixer core as a differential input with each side at 10 dBm input power. Each side of the LO input was stub-tune-matched on the PCB to a 50 system resulting in better than 7 dB for the LO ports. The 10 dBm of LO power driven into each side of the mixing core through the matching network is a large enough LO power to quickly switch the FET's from their saturated region to their cutoff region and vice versa, because the mixer core FET's are biased near threshold. The advantage in biasing the mixer core FET's near threshold are: it allows a reduced LO power to drive the FET's like ideal switches, it also allows the mixer to operate with very low supply voltage with the disadvantage of slightly increasing distortion. The low voltage operation comes about because the transistors are being operated with small and the transistors stay in the saturation region for very low supply voltages. With a 3-V supply, the of the mixer core transistors is exceeded by nearly 1 V. As voltage supply is decreased the major effect is a reduction of , and the mixer core transistors continue to operate in the saturation region until , when the transistor enters the linear region. Once the transistors fall out of saturation the conversion gain falls off dramatically.
III. MEASUREMENTS
The measured LO and signal powers have been corrected to compensate for the insertion loss of the passive hybrids. No other correcting factors, such as board loss have been included in the measurements. Thus, the conversion gain reported is the power gain of the Gilbert mixer and buffer combination together measured into a 50-system at both the input and output. The single sideband noise figure measurement (SSB NF) was further corrected to compensate for the insertion loss of the narrow-band RF filter and was measured with a standard noise figure meter. The mixer was measured in both up-converting and down-converting modes.
A. Measured Down-Converter Performance
The down-converter was tested over a variety of supply voltages with an RF frequency of 1.9 GHz, LO frequency of 1.65 GHz, and an IF frequency of 250 MHz. At a particular supply voltage, conversion gain and SSB NF were optimized by adjusting four variables: LO input power, total current, and the dc bias points of the LO and RF ports. Once optimum noise figure and conversion gain were attained, two-tone IP3 measurements, single-tone 1 dB compression, conversion gain, and SSB NF measurements were taken. The down-conversion mixer performance over supply voltage was compiled into tabular form and is displayed in Table I. The table displays the total measured current of the mixer and buffer combined. The measured dc current tracked well with simulations, thus, the current consumption can be further subdivided into mixer and buffer contributions.
At a supply voltage of 2.7 V, conversion gain and SSB NF versus LO input power are displayed in Fig. 3 . Three regions of mixer operation as a function of LO power can be inferred from Fig. 3 . The first region is the low LO power region, where a dB increase in LO power results in a dB improvement in conversion gain; similarly, a dB increase in LO power causes a dB reduction in the SSB NF. The second region is the optimal LO power region where both the conversion gain and noise figure are constant for a broad region of LO power. A third region of operation exists where the LO power is overdriving the mixer. This results in a reduction in conversion gain due to the subtracting nature of the third-order harmonic. A plot of conversion gain and SSB NF as a function of supply current at a supply voltage of 2.7 V is given in Fig. 4 . The general trend of maximum conversion gain occurring at minimum noise figure held for all supply voltages measured. The noise figure had a broad minimum as a function of supply current while the conversion gain was dependent on the supply current. The optimum measured conversion gain is 5.5 dB with an associated minimum SSB NF of 8.8 dB at a supply voltage of 2.7 V, the data is recorded in Table I .
Summarizing Table I : At a 5-V supply, the mixer had a conversion gain of 9.7 dB, an SSB NF of 7.8 dB, and an IIP3 of 1 dBm. With a supply voltage of 1.8 V, the mixer had a conversion gain of 0.5 dB, with an LO drive of 8 dBm, an SSB NF of 10.2 dB, and an IIP3 of 6 dBm, while dissipating 4.0 mW in the Gilbert cell and 4.7 mW in the output buffer. As the supply voltage and power is increased, noise figure and IIP3 improve, resulting in higher dynamic range for the mixer. The SSB NF of 7.8 dB is the lowest published value for this type of mixer. Furthermore, it is interesting to note that in a Gilbert cell mixer, the conversion gain, IIP3, and noise figure are linked. The measured downconversion performance of the mixer presented has a similar distribution of conversion gain, IIP3, and noise figure as a previously measured undegenerated CMOS Gilbert cell downconversion mixer [12] . To investigate down-converter performance without distributed matching networks, the shunt capacitors were first taken off the LO inputs. The matched LO port had an better than 9 dB. With no LO matching network was broadband with about 2.1 dB. Removal of all LO matching caused the conversion gain, SSB NF, and outputreferred third-order intercept point (OIP3) to decrease by 1 dB, meaning that the IIP3 remained the same. If the LO power was then increased by 4-5 dB, both the conversion gain and the noise figure recovered and similar performance to the LO matched case could be attained. The RF input match at the RF frequency was narrow-band matched with better than 10 dB. With no RF matching network, was 2.3 dB. Taking off all RF matching caused the conversion gain to decrease by 5 dB and the SSB NF decreased by 4.8 dB. The OIP3 stayed the same, implying that the IIP3 improved by 5 dB. Overall optimized performance for the downconversion mixer in the unmatched case is compared to the matched case under the same bias conditions in Table II .
B. Measured Up-Converter Performance
To demonstrate the high frequency performance and wide bandwidth of the CMOS up-converter, conversion gain was measured while both the RF and LO signals were simultaneously swept to give up-conversion gain as a function of RF output frequency with a fixed IF input frequency, Fig. 5 . The output spectrum was double sideband with the carrier suppressed. The lower sideband had generally a few more dB of conversion gain than the upper side band (USB). shows an up-conversion gain of 17 dB at an RF output frequency of 900 MHz and at an RF output frequency of 2.4 GHz, the up-conversion gain is 12 dB. The up-conversion gain as a function of RF frequency followed a slope of 20 dB/decade characteristic of a single pole system. The unity gain crossover frequency of the mixer was 5 GHz.
The LO-RF isolation of an up-converter is especially important since, in general, the LO frequency is close to the desired RF signal frequency and is thus difficult to filter. Due to intermodulation requirements, the LO power is typically an order of magnitude larger than the IF input, thereby compounding the problem. For LO frequencies below 3 GHz the doubly balanced up-converter has LO-RF/LO-IF isolation in excess of 30 dB with as much as 40 dB at certain frequencies. For LO frequencies in the 3-5 GHz range the LO-RF/LO-IF isolation was better than 25 dB.
The OIP3 was measured by applying a two-tone test while sweeping the LO frequency and maintaining a constant IF input frequency of 280 MHz, Fig. 6 . The decrease in OIP3 as a function of frequency seems to follow the gain dependence on frequency, Fig. 5 . Thus, faster devices (shorter gate length CMOS process) could improve the gain and linearity of the upconversion mixer. The output 1 dB compression point was measured at an RF output frequency of 2.4 GHz and was 13 dBm, which is 9 dB less than the OIP3. This 9 dB difference between output 1 dB compression point and output IP3 generally held over all frequencies and compares well with the predicted 10 dB difference between OIP3 and 1 dB gain compression point.
To examine the mixer's LO power requirement, conversion gain was measured at an RF output frequency of 2.4 GHz while sweeping LO power. A peak conversion gain of 12 dB was achieved with 3 dBm LO power. Reducing LO power to 7 dBm resulted in a modest reduction of conversion gain to 10 dB, Fig. 7 .
The low voltage capability of the CMOS up-conversion mixer was demonstrated by measuring conversion gain (RF GHz) while sweeping the supply voltage, Fig. 8 . Up-conversion gain is achieved for supply voltages as low as 1.5 V. The up-converting mixer performance at an RF output frequency of 2.4 GHz is summarized in Table III . From Fig. 5 , the upconverter demonstrates conversion gain to 5 GHz. This is the highest RF output frequency generated by an upconverting mixer realized in a standard CMOS technology.
IV. CONCLUSION
The Gilbert cell mixer demonstrates excellent performance as both an up-converter and a down-converter. The Gilbert down-conversion mixer performance at an RF input frequency of 1.9 GHz is summarized in Table I . The mixer demonstrates down-conversion gain for supply voltages as low as 1.8 V.
The up-converter demonstrates up-conversion gain for supply voltages as low as 1.5 V and up-conversion conversion gain for frequencies as high as 5 GHz with wideband on-chip matching requiring no inductors. The up-converting mixer achieves the highest published RF output frequency with a positive conversion gain for a CMOS upconverting mixer. The down-converting mixer achieves the lowest published noise figure for this class of mixer, 7.8 dB SSB. The reduced LO power requirement and low voltage operation make the Gilbert cell mixer look attractive for down-converter and upconverter applications in an all-CMOS transceiver. Though it should be noted that the performance of a CMOS Gilbert cell mixer implemented in a complete CMOS RFIC transceiver is expected to be lower than the measured performance of this mixer because of the inability to generate ideal fully differential RF and LO signals on chip and poorer on-chip matching.
